Texas A&M University LibrariesTexas A&M University LibrariesTexas A&M University Libraries
    • Help
    • Login
    OAKTrust
    View Item 
    •   OAKTrust Home
    • Programs, Centers, and Institutes
    • Undergraduate Research and Capstones
    • University Undergraduate Research Fellows (1968–2012)
    • View Item
    •   OAKTrust Home
    • Programs, Centers, and Institutes
    • Undergraduate Research and Capstones
    • University Undergraduate Research Fellows (1968–2012)
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Characterizing Shared Memory Multiprocessor Benchmarks for Future Chip Multiprocessor Architectures Using Instruction Flow Analysis

    Thumbnail
    View/Open
    JAGIELSKI-THESIS.pdf (248.0Kb)
    Date
    2011-08-08
    Author
    Jagielski, Philip
    Metadata
    Show full item record
    Abstract
    For forty years, transistor counts on integrated circuits have doubled roughly every two years, enabling computer architects to double the clock speed of processors. Recently, heat dissipation and power consumption trends have forced chip designers to add larger caches and more cores per chip, instead of increasing clock speed with the extra transistors. This has provided challenges for programmers who wish to continue increasing application performance as though the speed of a uniprocessor had continued doubling. In this characteristic study, we examine the effect of the operating system on a set of parallel benchmarks run on a simulated many-core processor. Past research has shown that the performance of the OS code has a large impact on application performance; however, most studies ignore the OS and focus on the application code. This work will characterize performance bottlenecks and show possible areas that could be improved. We found that resource contention in the kernel was limiting the efficiency of the benchmarks.
    URI
    http://hdl.handle.net/1969.1/ETD-TAMU-2011-05-9641
    Subject
    SPLASH-2
    M5
    Jagielski
    Instruction Flow
    Collections
    • University Undergraduate Research Fellows (1968–2012)
    Citation
    Jagielski, Philip (2011). Characterizing Shared Memory Multiprocessor Benchmarks for Future Chip Multiprocessor Architectures Using Instruction Flow Analysis. Texas A&M University. Available electronically from http : / /hdl .handle .net /1969 .1 /ETD -TAMU -2011 -05 -9641.

    DSpace software copyright © 2002-2016  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     

    Advanced Search

    Browse

    All of OAKTrustCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsDepartmentThis CollectionBy Issue DateAuthorsTitlesSubjectsDepartment

    My Account

    LoginRegister

    Statistics

    View Usage Statistics
    Help and Documentation

    DSpace software copyright © 2002-2016  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    Atmire NV