NOTE: This item is not available outside the Texas A&M University network. Texas A&M affiliated users who are off campus can access the item through NetID and password authentication or by using TAMU VPN. Non-affiliated individuals should request a copy through their local library's interlibrary loan service.
A switched capacitor, fourth-order bandpass sigma-delta modulator for 20MHz IF digitization
dc.creator | Thomas, George | |
dc.date.accessioned | 2012-06-07T23:21:31Z | |
dc.date.available | 2012-06-07T23:21:31Z | |
dc.date.created | 2003 | |
dc.date.issued | 2003 | |
dc.identifier.uri | https://hdl.handle.net/1969.1/ETD-TAMU-2003-THESIS-T44 | |
dc.description | Due to the character of the original source materials and the nature of batch digitization, quality control issues may be present in this document. Please report any quality issues you encounter to digital@library.tamu.edu, referencing the URI of the item. | en |
dc.description | Includes bibliographical references (leaves 80-84). | en |
dc.description | Issued also on microfiche from Lange Micrographics. | en |
dc.description.abstract | The past few years have witnessed an explosive growth of wireless applications for mobile communications and wireless networking. With modern sub-micron technologies, it is feasible to achieve complete integration of the RF transceiver chain in a low cost process such as CMOS. One possible way to accomplish this is to move the ADC closer to the incoming RF frequency. Bandpass Sigma-Delta modulators are ideally suited for digitizing narrow-band signals with bandwidth typically between 0-200KHz centered at higher intermediate frequencies from 20MHz to 200MHz. This mitigates errors such as mismatch, flicker noise and DC offset. Digitizing the weak signal at IF frequencies requires high dynamic range and linearity from the ADC, due to the presence of strong interferers located close to in-band signals. This report explains the design and layout of a fourth-order bandpass Sigma Delta modulator implemented with switched-capacitor circuit in 0.35[]m CMOS technology. The selected architecture for the Sigma-Delta modulator is the Cascade of Resonators (CRFB) topology with a 1-bit quantizer, having reference voltage of ±250mV. The input applied has an amplitude of ±125mV and frequency of 20MHz and the sampling frequency is 80MHz. Simulated results give a peak SNR at the output as 76dB for -6dB power of the input. The third-order non-linear products are suppressed by -55dB and power consumption of the modulator is 20mW. | en |
dc.format.medium | electronic | en |
dc.format.mimetype | application/pdf | |
dc.language.iso | en_US | |
dc.publisher | Texas A&M University | |
dc.rights | This thesis was part of a retrospective digitization project authorized by the Texas A&M University Libraries in 2008. Copyright remains vested with the author(s). It is the user's responsibility to secure permission from the copyright holder(s) for re-use of the work beyond the provision of Fair Use. | en |
dc.subject | electrical engineering. | en |
dc.subject | Major electrical engineering. | en |
dc.title | A switched capacitor, fourth-order bandpass sigma-delta modulator for 20MHz IF digitization | en |
dc.type | Thesis | en |
thesis.degree.discipline | electrical engineering | en |
thesis.degree.name | M.S. | en |
thesis.degree.level | Masters | en |
dc.type.genre | thesis | en |
dc.type.material | text | en |
dc.format.digitalOrigin | reformatted digital | en |
Files in this item
This item appears in the following Collection(s)
-
Digitized Theses and Dissertations (1922–2004)
Texas A&M University Theses and Dissertations (1922–2004)
Request Open Access
This item and its contents are restricted. If this is your thesis or dissertation, you can make it open-access. This will allow all visitors to view the contents of the thesis.