NOTE: This item is not available outside the Texas A&M University network. Texas A&M affiliated users who are off campus can access the item through NetID and password authentication or by using TAMU VPN. Non-affiliated individuals should request a copy through their local library's interlibrary loan service.
A power aware partitioning framework for hardware-software codesign
| dc.creator | Kappagantula, Vijay Rama Pramod | |
| dc.date.accessioned | 2012-06-07T23:20:36Z | |
| dc.date.available | 2012-06-07T23:20:36Z | |
| dc.date.created | 2003 | |
| dc.date.issued | 2003 | |
| dc.identifier.uri | https://hdl.handle.net/1969.1/ETD-TAMU-2003-THESIS-K37 | |
| dc.description | Due to the character of the original source materials and the nature of batch digitization, quality control issues may be present in this document. Please report any quality issues you encounter to digital@library.tamu.edu, referencing the URI of the item. | en |
| dc.description | Includes bibliographical references (leaves 34-37). | en |
| dc.description | Issued also on microfiche from Lange Micrographics. | en |
| dc.description.abstract | Existing approaches in hardware-software partitioning do not consider the maximum available system power while making the partitioning decision. Such a decision is sensitive to design efficiency when the target system is reconfigurable and supports multiple applications. Since partitioning and scheduling are interdependent, neglecting the available system power could result in an infeasible schedule. In this thesis, we present a power-aware partitioning technique for embedded systems that could support a set of applications. The applications specified at a task level of granularity are partitioned and scheduled such that timing and maximum available system power constraints are satisfied with minimum hardware logic. | en |
| dc.format.medium | electronic | en |
| dc.format.mimetype | application/pdf | |
| dc.language.iso | en_US | |
| dc.publisher | Texas A&M University | |
| dc.rights | This thesis was part of a retrospective digitization project authorized by the Texas A&M University Libraries in 2008. Copyright remains vested with the author(s). It is the user's responsibility to secure permission from the copyright holder(s) for re-use of the work beyond the provision of Fair Use. | en |
| dc.subject | computer engineering. | en |
| dc.subject | Major computer engineering. | en |
| dc.title | A power aware partitioning framework for hardware-software codesign | en |
| dc.type | Thesis | en |
| thesis.degree.discipline | computer engineering | en |
| thesis.degree.name | M.S. | en |
| thesis.degree.level | Masters | en |
| dc.type.genre | thesis | en |
| dc.type.material | text | en |
| dc.format.digitalOrigin | reformatted digital | en |
Files in this item
This item appears in the following Collection(s)
-
Digitized Theses and Dissertations (1922–2004)
Texas A&M University Theses and Dissertations (1922–2004)
Request Open Access
This item and its contents are restricted. If this is your thesis or dissertation, you can make it open-access. This will allow all visitors to view the contents of the thesis.