NOTE: This item is not available outside the Texas A&M University network. Texas A&M affiliated users who are off campus can access the item through NetID and password authentication or by using TAMU VPN. Non-affiliated individuals should request a copy through their local library's interlibrary loan service.
Design of oversampling current steering DAC with 640MHz equivalent clock frequency
dc.creator | Choi, Yunyoung | |
dc.date.accessioned | 2012-06-07T23:12:28Z | |
dc.date.available | 2012-06-07T23:12:28Z | |
dc.date.created | 2002 | |
dc.date.issued | 2002 | |
dc.identifier.uri | https://hdl.handle.net/1969.1/ETD-TAMU-2002-THESIS-C445 | |
dc.description | Due to the character of the original source materials and the nature of batch digitization, quality control issues may be present in this document. Please report any quality issues you encounter to digital@library.tamu.edu, referencing the URI of the item. | en |
dc.description | Includes bibliographical references (leaves 59-62). | en |
dc.description | Issued also on microfiche from Lange Micrographics. | en |
dc.description.abstract | A DAC (Digital-to-Analog Converter) architecture based on the current steering method is proposed. The architecture exploits the first order sigma-delta modulator, oversampling technique, multi-bit and MASH (multi stage noise shaping) configuration. The DAC adopted MASH structure requires two current steering 6-bit D/A converters whose current references are properly scaled. The two output currents are combined at the output node to achieve the output signal. For high frequency operation, we modified sigma-delta structure to parallel four paths digital sigma-delta modulator by concerning the data stream in the conventional sigma-delta architecture. Each path has the 160MHz-clock frequency so that total output data stream can work at 640MHz-clock frequency. Since the DAC employs multi-bit solution, the dynamic matching of element technique is applied to current cells in the DAC. Rotated data weight averaging algorithm, one of the matching techniques, is used for mismatch error reduction. The DAC operates with an oversampling factor equal to 8 and 40 MHz band-width (clock frequency 640 MHz) and the possible output SNR (signal-to-noise ratio) reaches an SNR as large as 86 dB. | en |
dc.format.medium | electronic | en |
dc.format.mimetype | application/pdf | |
dc.language.iso | en_US | |
dc.publisher | Texas A&M University | |
dc.rights | This thesis was part of a retrospective digitization project authorized by the Texas A&M University Libraries in 2008. Copyright remains vested with the author(s). It is the user's responsibility to secure permission from the copyright holder(s) for re-use of the work beyond the provision of Fair Use. | en |
dc.subject | electrical engineering. | en |
dc.subject | Major electrical engineering. | en |
dc.title | Design of oversampling current steering DAC with 640MHz equivalent clock frequency | en |
dc.type | Thesis | en |
thesis.degree.discipline | electrical engineering | en |
thesis.degree.name | M.S. | en |
thesis.degree.level | Masters | en |
dc.type.genre | thesis | en |
dc.type.material | text | en |
dc.format.digitalOrigin | reformatted digital | en |
Files in this item
This item appears in the following Collection(s)
-
Digitized Theses and Dissertations (1922–2004)
Texas A&M University Theses and Dissertations (1922–2004)
Request Open Access
This item and its contents are restricted. If this is your thesis or dissertation, you can make it open-access. This will allow all visitors to view the contents of the thesis.