NOTE: This item is not available outside the Texas A&M University network. Texas A&M affiliated users who are off campus can access the item through NetID and password authentication or by using TAMU VPN. Non-affiliated individuals should request a copy through their local library's interlibrary loan service.
HIS: an instruction issue mechanism for hyperscalar processors
| dc.creator | Kuttanna, Belliappa | |
| dc.date.accessioned | 2012-06-07T22:32:28Z | |
| dc.date.available | 2012-06-07T22:32:28Z | |
| dc.date.created | 1993 | |
| dc.date.issued | 1993 | |
| dc.identifier.uri | https://hdl.handle.net/1969.1/ETD-TAMU-1993-THESIS-K973 | |
| dc.description | Due to the character of the original source materials and the nature of batch digitization, quality control issues may be present in this document. Please report any quality issues you encounter to digital@library.tamu.edu, referencing the URI of the item. | en |
| dc.description | Includes bibliographical references. | en |
| dc.description.abstract | A dynamic instruction issue scheme using multiple independent threads is presented. The proposed scheme works out a compromise between processor throughput and resource utilization. This is accomplished by enhancing the instruction issue rate by providing multiple functional units and by improving resource utilization by supporting multiple instruction threads. Pipeline stalls are decreased by diminishing the effect of control instructions and hardware resource sharing is provided. A dual-threaded hyperscalar processor architecture developed to test this instruction issue scheme is described. The simulation models developed to evaluate and compare the performance of this scheme with an analogous single-threaded processor and a single instruction issue pipelined processor are explained. Simulation results show a substantial increase in processor throughput and functional unit utilization when this scheme is used. | en |
| dc.format.medium | electronic | en |
| dc.format.mimetype | application/pdf | |
| dc.language.iso | en_US | |
| dc.publisher | Texas A&M University | |
| dc.rights | This thesis was part of a retrospective digitization project authorized by the Texas A&M University Libraries in 2008. Copyright remains vested with the author(s). It is the user's responsibility to secure permission from the copyright holder(s) for re-use of the work beyond the provision of Fair Use. | en |
| dc.subject | electrical engineering. | en |
| dc.subject | Major electrical engineering. | en |
| dc.title | HIS: an instruction issue mechanism for hyperscalar processors | en |
| dc.type | Thesis | en |
| thesis.degree.discipline | electrical engineering | en |
| thesis.degree.name | M.S. | en |
| thesis.degree.level | Masters | en |
| dc.type.genre | thesis | en |
| dc.type.material | text | en |
| dc.format.digitalOrigin | reformatted digital | en |
Files in this item
This item appears in the following Collection(s)
-
Digitized Theses and Dissertations (1922–2004)
Texas A&M University Theses and Dissertations (1922–2004)
Request Open Access
This item and its contents are restricted. If this is your thesis or dissertation, you can make it open-access. This will allow all visitors to view the contents of the thesis.