This thesis deals with the issue of large memory access times in cache coherent non uniform memory access architecture multiprocessor systems. Specifically this thesis addresses the problems of false sharing and poor ...