NOTE: This item is not available outside the Texas A&M University network. Texas A&M affiliated users who are off campus can access the item through NetID and password authentication or by using TAMU VPN. Non-affiliated individuals should request a copy through their local library's interlibrary loan service.
Effect of resolved branches on the performance of delayed branching
| dc.creator | Ramabhadran, Anurekha | |
| dc.date.accessioned | 2012-06-07T22:42:19Z | |
| dc.date.available | 2012-06-07T22:42:19Z | |
| dc.date.created | 1995 | |
| dc.date.issued | 1995 | |
| dc.identifier.uri | https://hdl.handle.net/1969.1/ETD-TAMU-1995-THESIS-R363 | |
| dc.description | Due to the character of the original source materials and the nature of batch digitization, quality control issues may be present in this document. Please report any quality issues you encounter to digital@library.tamu.edu, referencing the URI of the item. | en |
| dc.description | Includes bibliographical references. | en |
| dc.description | Issued also on microfiche from Lange Micrographics. | en |
| dc.description.abstract | The impact of resolved branch instructions on the performance of the delayed branching scheme is studied for a two-instruction-issue superscalar pipelined RISC processor. Two processor models are created in Verilog HDL, one with resolved branches using delayed branching scheme (Model 1) and the other without delayed branching for resolved branches (Model 2). A comparison of these two models yields the performance implications of resolved branch instructions. A brief introduction to the performance effects of branches is followed by a description of the implementation details. Benchmark programs are run to obtain results regarding the throughputs offered by the two models. Model 1 is found to outperform Model 2 for all benchmarks. It is concluded that resolved branches do play a significant role in the performance of the delayed branching scheme. It is often possible to fill up the delay slots occurring due to resolved branch instructions with some useful instructions. This recommends that resolved branches be considered for all performance issues related to delayed branching. | en |
| dc.format.medium | electronic | en |
| dc.format.mimetype | application/pdf | |
| dc.language.iso | en_US | |
| dc.publisher | Texas A&M University | |
| dc.rights | This thesis was part of a retrospective digitization project authorized by the Texas A&M University Libraries in 2008. Copyright remains vested with the author(s). It is the user's responsibility to secure permission from the copyright holder(s) for re-use of the work beyond the provision of Fair Use. | en |
| dc.subject | electrical engineering. | en |
| dc.subject | Major electrical engineering. | en |
| dc.title | Effect of resolved branches on the performance of delayed branching | en |
| dc.type | Thesis | en |
| thesis.degree.discipline | electrical engineering | en |
| thesis.degree.name | M.S. | en |
| thesis.degree.level | Masters | en |
| dc.type.genre | thesis | en |
| dc.type.material | text | en |
| dc.format.digitalOrigin | reformatted digital | en |
Files in this item
This item appears in the following Collection(s)
-
Digitized Theses and Dissertations (1922–2004)
Texas A&M University Theses and Dissertations (1922–2004)
Request Open Access
This item and its contents are restricted. If this is your thesis or dissertation, you can make it open-access. This will allow all visitors to view the contents of the thesis.