NOTE: This item is not available outside the Texas A&M University network. Texas A&M affiliated users who are off campus can access the item through NetID and password authentication or by using TAMU VPN. Non-affiliated individuals should request a copy through their local library's interlibrary loan service.
The PD algorithm: a simulation based partitioning algorithm for ATPG
dc.creator | Lin, Shyh-Horng | |
dc.date.accessioned | 2012-06-07T22:32:37Z | |
dc.date.available | 2012-06-07T22:32:37Z | |
dc.date.created | 1993 | |
dc.date.issued | 1993 | |
dc.identifier.uri | https://hdl.handle.net/1969.1/ETD-TAMU-1993-THESIS-L735 | |
dc.description | Due to the character of the original source materials and the nature of batch digitization, quality control issues may be present in this document. Please report any quality issues you encounter to digital@library.tamu.edu, referencing the URI of the item. | en |
dc.description | Includes bibliographical references. | en |
dc.description.abstract | The fast progressing of Integrated Circuit demands a highly efficient Automatic Test Pattern Generation algorithm. The problem in ATPG is how to minimize the huge redundant space in a highly reconvergent fanout circuit. This thesis presents an improved ATPG algorithm. Many techniques are combined into the algorithm to be able to identify the redundancy quickly. A circle concept is proposed to find the redundancy in a small search space instead of searching through the whole space. The PD concept combined with the simulation and improved implication procedures can discover necessary assignments, which is mandatory either to control the fault or to propagate the good/faulty difference, before we must make any decision. A complete implementation is shown in details. The experimental results taken from the ISCAS benchmark combinational circuits are compared to several ATPG algorithms. | en |
dc.format.medium | electronic | en |
dc.format.mimetype | application/pdf | |
dc.language.iso | en_US | |
dc.publisher | Texas A&M University | |
dc.rights | This thesis was part of a retrospective digitization project authorized by the Texas A&M University Libraries in 2008. Copyright remains vested with the author(s). It is the user's responsibility to secure permission from the copyright holder(s) for re-use of the work beyond the provision of Fair Use. | en |
dc.subject | electrical engineering. | en |
dc.subject | Major electrical engineering. | en |
dc.title | The PD algorithm: a simulation based partitioning algorithm for ATPG | en |
dc.type | Thesis | en |
thesis.degree.discipline | electrical engineering | en |
thesis.degree.name | M.S. | en |
thesis.degree.level | Masters | en |
dc.type.genre | thesis | en |
dc.type.material | text | en |
dc.format.digitalOrigin | reformatted digital | en |
Files in this item
This item appears in the following Collection(s)
-
Digitized Theses and Dissertations (1922–2004)
Texas A&M University Theses and Dissertations (1922–2004)
Request Open Access
This item and its contents are restricted. If this is your thesis or dissertation, you can make it open-access. This will allow all visitors to view the contents of the thesis.