Search
Now showing items 1-7 of 7
Low density parity check decoder for irregular LDPC codes
(United States. Patent and Trademark Office, 2013-10-08)
A method and system for decoding low density parity check (“LDPC”) codes. An LDPC decoder includes a control unit that controls decoder processing, the control unit causing the decoder to process the blocks of a low density ...
Low density parity check decoder
(United States. Patent and Trademark Office, 2015-08-18)
A method and system for decoding low density parity check (“LDPC”) codes. An LDPC decoder includes an R select unit, a Q message first-in first-out (“FIFO”) memory, and a cyclic shifter. The R select unit provides an R ...
Low density parity check decoder
(United States. Patent and Trademark Office, 2018-11-27)
A method and system for decoding low density parity check (“LDPC”) codes. A method and system for decoding low density parity check (“LDPC”) codes. An LDPC code decoder includes decoding circuitry configured to process ...
Low density parity check decoder
(United States. Patent and Trademark Office, 2018-11-27)
A method and system for decoding low density parity check (“LDPC”) codes. An LDPC decoder includes an R select unit, a Q message first-in first-out (“FIFO”) memory, and a cyclic shifter. The R select unit provides an R ...
Low density parity check decoder for regular LDPC codes
(United States. Patent and Trademark Office, 2013-01-22)
A method and system for decoding low density parity check (“LDPC”) codes. An LDPC decoder includes an R select unit, a Q message first-in first-out (“FIFO”) memory, and a cyclic shifter. The R select unit provides an R ...
Low density parity check decoder for irregular LDPC codes
(United States. Patent and Trademark Office, 2013-04-09)
A method and system for decoding low density parity check (“LDPC”) codes. An LDPC decoder includes a control unit that controls decoder processing, the control unit causing the decoder to process the blocks of a low density ...
Low density parity check decoder for regular LDPC codes
(United States. Patent and Trademark Office, 2014-02-18)
A method and system for decoding low density parity check (“LDPC”) codes. An LDPC decoder includes an R select unit, a Q message first-in first-out (“FIFO”) memory, and a cyclic shifter. The R select unit provides an R ...