A Four-stage Power and Area Efficient OTA with 30 × (400pf – 12nf) Capacitive Load Drive Range
Abstract
Multistage operational transconductance amplifier (OTA) has been a major research
focus as a solution to high DC Gain high Gain Bandwidth and wide voltage swing requirement on sub-micron devices. These system requirements, in addition to ultra-large capacitive load drivability (nF-range load capacitor), are useful in applications including LCD drivers, low dropout (LDO) linear regulators, headphone drivers, etc. The major drawback of multistage OTAs is the stability concerns since each added stage introduces low frequency poles. Numerous compensation schemes for three stage OTAs have been proposed in the past decade with only a few four stage OTA in literature.
The proposed design is a four stage OTA which uses an active zero block (AZB) to
provide left half plane (LHP) zero to help with phase degradation. AZB is embedded in
the second stage ensuring reuse of existing block hence providing area and power savings. This design also uses single miller capacitor in the outer loop which ensures improved speed performance with minimal area overhead. A very reliable slew helper is implemented in this design to help with the large signal performance. The slew helper is only operational in the events slewing and does not affect the small signal performance.
The proposed design achieves a DC gain of 114 dB, GBW > 1.77MHz and PM > 46.9⁰ for capacitive load ranging from 400pF–12nF (30x) which is the highest recorded
range in literature for these type of compensation. It does this by consuming a total power of 143.5µW and an area of 0.007mm^2.
Subject
CMOS analog integrated circuitsfrequency compensation
multistage amplifiers
operational transconductance amplifiers
Citation
Annor Fordjour, Samuel (2016). A Four-stage Power and Area Efficient OTA with 30 × (400pf – 12nf) Capacitive Load Drive Range. Master's thesis, Texas A & M University. Available electronically from https : / /hdl .handle .net /1969 .1 /158979.