The full text of this item is not available at this time because the student has placed this item under an embargo for a period of time. The Libraries are not authorized to provide a copy of this work during the embargo period, even for Texas A&M users with NetID.
An Energy Efficient Asynchronous Time-Domain Comparator
dc.contributor.advisor | Sanchez-Sinencio, Edgar | |
dc.creator | Gao, Yang | |
dc.date.accessioned | 2013-10-02T21:28:56Z | |
dc.date.available | 2015-05-01T05:57:08Z | |
dc.date.created | 2013-05 | |
dc.date.issued | 2013-04-26 | |
dc.date.submitted | May 2013 | |
dc.identifier.uri | https://hdl.handle.net/1969.1/149314 | |
dc.description.abstract | In energy-limited applications, such as wearable battery powered systems and implantable circuits for biological applications, ultra-low power analog-to-digital converters (ADCs) are essential for sustaining long time operation. As a fundamental building block of ADC, comparator should support a tightened power budget. Therefore, developing low-power design techniques for comparator is becoming more and more important. As an alternative to the conventional voltage-mode comparator, this thesis proposed an energy efficient time-domain comparator, which uses digital circuits to process analog signals by representing them as timing information. The proposed time-domain comparator has three main features: comparing on both clock edges (rising/falling), asynchronous comparison and 2-bit/step comparison. With these features, power consumption of the comparator can be effectively reduced. For verification, the proposed time-domain comparator is fabricated in IBM 0.18um CMOS technology in comparison with other two conventional time-domain comparators working at 100kS/s sampling rate and 8-bit resolution. The achieved power consumption of the proposed time-domain comparator is 50nW, which is much lower than 84nW and 285nW of the other two time-domain comparators. | en |
dc.format.mimetype | application/pdf | |
dc.language.iso | en | |
dc.subject | Analog-to-digital converter | en |
dc.subject | asynchronous circuits | en |
dc.subject | comparator | en |
dc.subject | successive approximation | en |
dc.title | An Energy Efficient Asynchronous Time-Domain Comparator | en |
dc.type | Thesis | en |
thesis.degree.department | Electrical and Computer Engineering | en |
thesis.degree.discipline | Electrical Engineering | en |
thesis.degree.grantor | Texas A&M University | en |
thesis.degree.name | Master of Science | en |
thesis.degree.level | Masters | en |
dc.contributor.committeeMember | Butenko, Sergiy | |
dc.contributor.committeeMember | Entesari, Kamran | |
dc.contributor.committeeMember | Lu, Mi | |
dc.type.material | text | en |
dc.date.updated | 2013-10-02T21:28:56Z | |
local.embargo.terms | 2015-05-01 |
Files in this item
This item appears in the following Collection(s)
-
Electronic Theses, Dissertations, and Records of Study (2002– )
Texas A&M University Theses, Dissertations, and Records of Study (2002– )