Browsing by Subject "timing analysis"
Now showing items 1-1 of 1
-
(Texas A&M University, 2006-04-12)Delay test in nano-scale VLSI circuits becomes more difficult with shrinking technology feature sizes and rising clock frequencies. In this dissertation, we study three challenging issues in delay test: fault modeling, ...