Browsing by Subject "low-latency"
Now showing items 1-1 of 1
-
(2012-05-29)This dissertation presents three design solutions to support several key system-on-chip (SoC) issues to achieve low-power and high performance. These are: 1) joint source and channel decoding (JSCD) schemes for low-power ...