This thesis investigates the effect of transient faults on a processor and proposes on-chip fault tolerant design techniques to improve its reliability. The target processor is a general 32-bit, four stage pipeline, dual ...