NOTE: This item is not available outside the Texas A&M University network. Texas A&M affiliated users who are off campus can access the item through NetID and password authentication or by using TAMU VPN. Non-affiliated individuals should request a copy through their local library's interlibrary loan service.
Design of the PSI connection processor for the Xpress transfer protocol
dc.creator | Brudeseth, Rolf | |
dc.date.accessioned | 2012-06-07T22:35:40Z | |
dc.date.available | 2012-06-07T22:35:40Z | |
dc.date.created | 1994 | |
dc.date.issued | 1994 | |
dc.identifier.uri | https://hdl.handle.net/1969.1/ETD-TAMU-1994-THESIS-B888 | |
dc.description | Due to the character of the original source materials and the nature of batch digitization, quality control issues may be present in this document. Please report any quality issues you encounter to digital@library.tamu.edu, referencing the URI of the item. | en |
dc.description | Includes bibliographical references. | en |
dc.description.abstract | Historically, data communication protocols have been implemented in software; however, with transmission rates faster than clock cycles in most computers, future protocols are expected to be implemented in hardware. Furthermore, protocol processing can become a substantial part of all processing in a host computer. If protocol processing can be implemented by a set of inexpensive VLSI circuits, this would reduce the total system cost. In this thesis, the PSi Connection Processor for the Xpress Transfer Protocol is designed. The implementation is based on the finite state machines in revision 3.4. While reviewing the state machines 7 it became clear that they would require modifications to ensure that they will behave as one must assume was intended. This view was supported by discussions with Greg Chesson, who advised not taking the state machines too literally, but rather use them mainly as a guide for implementation. The product of the decomposition and partitioning process of the XTP protocol is a reflection of the characteristics of the protocol. The modifications were therefore limited to changes within each state machine. To ensure the integrity of the implementation, no alterations were conducted that substantially effects their interaction and execution. The implementation in the Verilog Hardware Description Language may be used to obtain an area estimate of the Connection Processor. | en |
dc.format.medium | electronic | en |
dc.format.mimetype | application/pdf | |
dc.language.iso | en_US | |
dc.publisher | Texas A&M University | |
dc.rights | This thesis was part of a retrospective digitization project authorized by the Texas A&M University Libraries in 2008. Copyright remains vested with the author(s). It is the user's responsibility to secure permission from the copyright holder(s) for re-use of the work beyond the provision of Fair Use. | en |
dc.subject | electrical engineering. | en |
dc.subject | Major electrical engineering. | en |
dc.title | Design of the PSI connection processor for the Xpress transfer protocol | en |
dc.type | Thesis | en |
thesis.degree.discipline | electrical engineering | en |
thesis.degree.name | M.S. | en |
thesis.degree.level | Masters | en |
dc.type.genre | thesis | en |
dc.type.material | text | en |
dc.format.digitalOrigin | reformatted digital | en |
Files in this item
This item appears in the following Collection(s)
-
Digitized Theses and Dissertations (1922–2004)
Texas A&M University Theses and Dissertations (1922–2004)
Request Open Access
This item and its contents are restricted. If this is your thesis or dissertation, you can make it open-access. This will allow all visitors to view the contents of the thesis.