A differential flip-flop having reduced circuit complexity, clock loading, and power consumption. The circuit is particularly well adapted for systems requiring high-speed differential flip-flops. The proposed flip-flop ...