NOTE: This item is not available outside the Texas A&M University network. Texas A&M affiliated users who are off campus can access the item through NetID and password authentication or by using TAMU VPN. Non-affiliated individuals should request a copy through their local library's interlibrary loan service.
Improvement of SRAM-based failure analysis calibrated IDDQ testing
|dc.description||Due to the character of the original source materials and the nature of batch digitization, quality control issues may be present in this document. Please report any quality issues you encounter to email@example.com, referencing the URI of the item.||en_US|
|dc.description||Includes bibliographical references.||en_US|
|dc.description||Issued also on microfiche from Lange Micrographics.||en_US|
|dc.description.abstract||For any semiconductor industry to be competitive, they should be able to meet with the continuous increasing demand in integrated circuits(IC) functionality. Their time-to-market period should also be optimally small. This necessitates the usage of sophisticated processing tools that increases the manufacturing cost. Increasing the manufacturing yield will reduce the effective manufacturing cost per die. Hence integrated circuit manufacturers try to improve yield to profitable levels in a short time frame and to maintain or improve the yields once they are achieved. Yields can be substantially increased when one is able to identify the causes for yield loss, In this research a methodology to identify integrated circuit yield detractors using SRAM functional test results in combination with a defect-bitmap dictionary. We investigate the accuracy of the defect classification under different forms of voltage testing and current testing. In particular we investigate the benefit of using multiple Iddq current levels calibrated to remove normal parametric variations. We also investigate the effects of unmodeled defects and the ability to identify cases of certain and uncertain diagnosis. We have experimentally validated our approach using a production microprocessor cache.||en_US|
|dc.publisher||Texas A&M University||en_US|
|dc.rights||This thesis was part of a retrospective digitization project authorized by the Texas A&M University Libraries in 2008. Copyright remains vested with the author(s). It is the user's responsibility to secure permission from the copyright holder(s) for re-use of the work beyond the provision of Fair Use.||en_US|
|dc.subject||Major electrical engineering.||en_US|
|dc.title||Improvement of SRAM-based failure analysis calibrated IDDQ testing||en_US|
Files in this item
This item appears in the following Collection(s)
Digitized Theses and Dissertations (1922–2004)
Texas A&M University Theses and Dissertations (1922–2004)
Request Open Access
This item and its contents are restricted. If this is your thesis or dissertation, you can make it open-access. This will allow all visitors to view the contents of the thesis.