NOTE: This item is not available outside the Texas A&M University network. Texas A&M affiliated users who are off campus can access the item through NetID and password authentication or by using TAMU VPN. Non-affiliated individuals should request a copy through their local library's interlibrary loan service.
Design and implementation of a large integrated crossbar switch for a 256 x 256 x 8 interconnection network
|dc.description||Due to the character of the original source materials and the nature of batch digitization, quality control issues may be present in this document. Please report any quality issues you encounter to firstname.lastname@example.org, referencing the URI of the item.||en_US|
|dc.description||Includes bibliographical references.||en_US|
|dc.description||Issued also on microfiche from Lange Micrographics.||en_US|
|dc.description.abstract||Crossbar switches provide the maximum possible bandwidth and minimum possible latency of all interconnect structures. Due to the large area required for large switches, monolithic crossbars have usually been limited to 64 x 64 ports. But many applications such as shared memory multiprocessors, ATM switches and networks that carry visual information require high bandwidth and/or low latency to increase overall system performance. Large crossbar switches would be very useful in these applications. We propose a new design for a 256 x 256 port full crossbar switch for use in multiprocessor and telecommunications applications. The switch has a 50 Mbyte/sec bandwidth per port and a low message latency. Distributed arbitration is provided for output port contention. High packaging density, high speed, and I/O minimization are achieved through the use of a large area, defect-tolerant monolithic implementation in a 0.8 micron CMOS technology. The number of spare rows and columns in the switch matrix is determined by a detailed yield analysis. Index Terms-Crossbar switch 7 buffer, delay, interconnection networks, packet, clock cycle, arbitration, performance, priority, yield analysis, latch, decoder, packaging, ball grid array.||en_US|
|dc.publisher||Texas A&M University||en_US|
|dc.rights||This thesis was part of a retrospective digitization project authorized by the Texas A&M University Libraries in 2008. Copyright remains vested with the author(s). It is the user's responsibility to secure permission from the copyright holder(s) for re-use of the work beyond the provision of Fair Use.||en_US|
|dc.subject||Major electrical engineering.||en_US|
|dc.title||Design and implementation of a large integrated crossbar switch for a 256 x 256 x 8 interconnection network||en_US|
Files in this item
This item appears in the following Collection(s)
Digitized Theses and Dissertations (1922–2004)
Texas A&M University Theses and Dissertations (1922–2004)
Request Open Access
This item and its contents are restricted. If this is your thesis or dissertation, you can make it open-access. This will allow all visitors to view the contents of the thesis.