dc.creator | Zaman, Arshad Kamruz | |
dc.date.accessioned | 2018-05-23T15:33:53Z | |
dc.date.available | 2018-05-23T15:33:53Z | |
dc.date.created | 2019-05 | |
dc.date.submitted | May 2019 | |
dc.identifier.uri | https://hdl.handle.net/1969.1/166485 | |
dc.description.abstract | Channel impairments in high data rates make Analog-to-digital (ADC) serial link a very attractive choice in terms of bandwidth efficient modulation; however, power limitation of these receivers make the ADC front-end design rather challenging [3]. By replacing traditional symbol by-symbol digital equalizer with a maximum likelihood sequence estimator (MLSE) receiver, in ADC serial link, we can produce a more optimal equalizing architecture in terms of noise, and simplify the complexity of the design in the analog front-end [7]. MLSE architecture is implemented using the Viterbi algorithm, in Matlab, and the parameters for the analog front-end circuits were defined by plotting the bit error rate (BER) as a function of different SNRs. Comparing the BER between the traditionally used MMSE equalizer and MLSE receiver BER was found to be lower for same SNR. Although using the Viterbi algorithm to determine the original signal sequence may make MLSE computationally challenging, the simplicity of analog front-end and lower BER makes this an effective choice for high bandwidth transmission in a digital-heavy receiver. | en |
dc.format.mimetype | application/pdf | |
dc.subject | Maximum Likelihood Sequence Equalizing Architecture | en |
dc.subject | MLSE | en |
dc.subject | Viterbi Algorithm | en |
dc.subject | ADC | en |
dc.subject | Serial Link | en |
dc.subject | Inter-Symbol Interference | en |
dc.subject | ISI | en |
dc.title | A Maximum Likelihood Sequence Equalizing Architecture Using Viterbi Algorithm for ADC-Based Serial Link | en |
dc.type | Thesis | en |
thesis.degree.department | Electrical & Computer Engineering | en |
thesis.degree.discipline | Electrical Engineering | en |
thesis.degree.grantor | Undergraduate Research Scholars Program | en |
thesis.degree.name | BS | en |
thesis.degree.level | Undergraduate | en |
dc.contributor.committeeMember | Palermo, Samuel | |
dc.type.material | text | en |
dc.date.updated | 2018-05-23T15:33:54Z | |