NOTE: This item is not available outside the Texas A&M University network. Texas A&M affiliated users who are off campus can access the item through NetID and password authentication or by using TAMU VPN. Non-affiliated individuals should request a copy through their local library's interlibrary loan service.
A statistical optimization methodology for practical integrated circuit design for quality and manufacturability
Abstract
.This thesis addresses some of the problems encountered in Statistical Design of Analog Integrated Circuits (ICs). The objective is to develop a methodology to optimize an industrial operational amplifier (OpAmp) for improved performance and reduced variability based upon a statistical device model which expresses individual MOSFET behavior as a function of random process variables or noise parameters. The adopted methodology should be general enough to accommodate other complex analog circuits. However, development of an all-inclusive methodology is impractical and beyond the scope of this research. Once optimized, the circuit will then be manufactured, tested, and compared with the nominal circuit. Finally, it will be shown that the optimization methodology indeed produces improved performances and reduced circuit variability in accordance with the models and simulations performed prior to manufacture. Throughout this research, several obstacles were overcome to yield the final outcome. The steps taken in this research are briefly highlighted as follows: 1.Optimization of the nominal circuit under its original process to determine trade-offs inherent to the design, and feasibility of optimization. 2.Migration to a new process to facilitate fabrication at a later date. This involved the creation of a statistical device model (SDM) to accurately represent MOSFETs both physically and statistically under this process. 3.Optimizations of the circuit under the new process using the new SDM. 4.Layout of the circuits, both nominal and optimized, within the Cadence Design Framework II (TM) [1] environment using the MOSIS Design Kit (TM) [2]. 5.Fabrication and packaging of the circuits by MOSIS. 6. Testing of the circuits' performance. The Design for Quality and Manufacturability (DFQM) CAD tools, and other software tools used to implement this research are as follows: 1.GOSSIP[3]: A Generic System for Statistical Improvement of Performance, developed at the Electrical Engineering Department, Texas A&M University. 2.simvis95[4]: a utility program for visualization of statistical optimization data. 3.spectre[5]: Cadence's circuit simulator. 4. artil[l]: Cadence's post-processing tool. The application of these tools will be demonstrated in this thesis as the optimization methodology is described. Furthermore, certain assumptions will be made along the way which will be noted and discussed.
Description
Due to the character of the original source materials and the nature of batch digitization, quality control issues may be present in this document. Please report any quality issues you encounter to digital@library.tamu.edu, referencing the URI of the item.Includes bibliographical references: p. 137-138.
Issued also on microfiche from Lange Micrographics.
Collections
Citation
Pastor, Curtis Lemay (1997). A statistical optimization methodology for practical integrated circuit design for quality and manufacturability. Master's thesis, Texas A&M University. Available electronically from https : / /hdl .handle .net /1969 .1 /ETD -TAMU -1997 -THESIS -P378.
Request Open Access
This item and its contents are restricted. If this is your thesis or dissertation, you can make it open-access. This will allow all visitors to view the contents of the thesis.